

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
. 09/687,858	10/13/2000	Chak Cheung Edward Ho	0100.0000780	8827
75	90 09/09/2004		EXAMINER	
Markison & R	eckamp P C	CHANG, ERIC		
P O Box 06229 Wacker Drive	_		ART UNIT	PAPER NUMBER
Chicago, IL 60	0606-0229		2116	
			DATE MAILED: 09/09/2004	- 11

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
	_	09/687,858	EDWARD HO ET AL.			
	Office Action Summary	Examiner	Art Unit			
		Eric Chang	2116			
	The MAILING DATE of this communication					
Period f	or Reply					
THE - External control	HORTENED STATUTORY PERIOD FOR F MAILING DATE OF THIS COMMUNICAT ensions of time may be available under the provisions of 37 or r SIX (6) MONTHS from the mailing date of this communicati e period for reply specified above is less than thirty (30) days o period for reply is specified above, the maximum statutory ure to reply within the set or extended period for reply will, by reply received by the Office later than three months after the ned patent term adjustment. See 37 CFR 1.704(b).	CION. CFR 1.136(a). In no event, however, may a ricon. s, a reply within the statutory minimum of third period will apply and will expire SIX (6) MON y statute, cause the application to become AB	reply be timely filed ty (30) days will be considered timely. ITHS from the mailing date of this communication. BANDONED (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on	14 June 2004.				
2a)□		This action is non-final.				
3)	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposit	tion of Claims					
5)□	Claim(s) 1-6,8-11,13-16 and 18-21 is/are 4a) Of the above claim(s) is/are wit Claim(s) is/are allowed. Claim(s) 1-6,8-11,13-16 and 18-21 is/are Claim(s) is/are objected to. Claim(s) are subject to restriction a	thdrawn from consideration.				
Applicat	ion Papers					
9)[The specification is objected to by the Exa	aminer.				
10)	The drawing(s) filed on is/are: a)	-				
	Applicant may not request that any objection t	•				
11)	Replacement drawing sheet(s) including the c		• • • • • • • • • • • • • • • • • • • •			
	The oath or declaration is objected to by the	he Examiner. Note the attached	Office Action or form P1O-152.			
	under 35 U.S.C. § 119					
a)	Acknowledgment is made of a claim for fo All b) Some * c) None of: 1. Certified copies of the priority docur 2. Certified copies of the priority docur 3. Copies of the certified copies of the application from the International Beee the attached detailed Office action for	ments have been received. ments have been received in A e priority documents have been ureau (PCT Rule 17.2(a)).	pplication No received in this National Stage			
Attachmen	t(s)					
	τ(s) e of References Cited (PTO-892)	4) Interview S	ummary (PTO-413)			
2) 🔲 Notic	e of Draftsperson's Patent Drawing Review (PTO-94	8) Paper No(s)/Mail Date			
3) ∐ Inform Pape	mation Disclosure Statement(s) (PTO-1449 or PTO/S or No(s)/Mail Date	5) Notice of In 6) Other:	formal Patent Application (PTO-152) 			

DETAILED ACTION

1. Claims 1-6, 8-11, 13-16 and 18-21 are pending.

Claim Rejections - 35 USC § 112

- 2. Claim 21 is rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 3. Claim 21 recites the limitation "reference signal" in line 2 of the claim. There is insufficient antecedent basis for this limitation in the claim.

Claim Rejections - 35 USC § 103

- 4. The text of those sections of Title 35, U.S. Code not included in this action can be found in a prior Office action.
- 5. Claims 1-2, 4, 6, 8-10, 13-15 and 18 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's admitted prior art, in view of U.S. Patent 6,067,272 to Foss.
- 6. As to claim 1, in the Background of the Invention section of the Disclosure, Applicant discloses as prior art a signal phase shifting circuit to shift the phase of a STROBE signal, comprising:

Art Unit: 2116

[a] a reference signal period dividing circuit comprising a phase shift generator that receives a reference and a feedback control signal and outputs a delay control signal for a variable delay circuit [FIG. 1, element 22, and page 4, lines 1-14]; and
[b] a variable delay circuit to provide a phase shifted output of the STROBE signal based on the delay control signal from the reference signal period dividing circuit [FIG. 1, element 28, and col. 4, lines 16-22], and that output signal is associated with the STROBE signal [FIG. 1, element 12] of a double data rate communication [page 1, lines 27].

Applicant teaches all of the limitations of the claim exist in the admitted prior art, including use of a STROBE signal for double data rate communication, but does not teach that a feedback delay matching circuit is coupled to the output of the phase shift generating circuit to produce the feedback control signal.

Foss teaches that a feedback delay matching circuit representing a delay model [col. 3, lines 63-67, and col. 4, lines 1-6] may be used in the construction of a delay locked loop [col. 2, lines 48-55]. Specifically, Foss teaches that the feedback delay matching circuit is coupled to the output of the phase shifting circuit [FIG. 5, elements 29, 33 and 31] in order to produce the feedback control signal in order to compensate for variations in operating conditions [col. 4, lines 1-6]. Foss further teaches that the use of such a clock applying circuit, including the feedback delay matching circuit, can be used not only in SDRAMs, but also in other synchronous memories, such as a DDR SDRAM, substantially as claimed. Thus, Foss teaches a delay locked loop to synchronize memory data with a clock input [col. 2, lines 43-50] by phase shifting the clock to reduce skew for accessing the memory [col. 2, lines 56-65] similar to that of the

Art Unit: 2116

admitted prior art. Foss further teaches a delay model to compensate for delay variations [col. 4, lines 1-6].

At the time that the invention was made, it would have been obvious to a person of ordinary skill in the art to employ feedback delay matching means as taught by Foss to phase shift the STROBE signal of the admitted prior art. One of ordinary skill in the art would have been motivated to do so to reduce clock skew when accessing a synchronous dynamic memory.

It would have been obvious to one of ordinary skill in the art to combine the teachings of the cited references because they are both directed to the problem of using a delay lock loop to clock a memory system. Moreover, by applying the feedback delay matching means taught by Foss towards the delay lock loop to shift the phase of the STROBE signal of admitted prior art, the DDR memory would be able to operate at high speeds and maintain its capability even as operating conditions vary.

- As to claims 2, 4, 10 and 15, Applicant discloses as prior art the variable delay circuit includes a delay stage and at least one phase shifted output signal drive buffer [FIG. 1, element 40, and page 4, lines 16-22]. Applicant also discloses as prior art the variable delay circuit includes a multiplexer coupled to the delay stage [FIG. 1, element 42].
- 8. As to claim 6, Applicant discloses as prior art discloses a data latch having a first input to receive data and a second input coupled to receive the phase shifted output signal [FIG. 1, element 16, and page 3, lines 24-31].

Art Unit: 2116

9. As to claims 8, 13 and 18, Applicant discloses as prior art discloses the phase shift generating circuit includes a plurality of serially coupled buffers forming a controlled delay stage [FIG. 1, element 37]. Furthermore, Foss discloses the feedback delay matching circuit includes a plurality of serially couple multiplexer and buffer stages coupled to the controlled delay stage [FIG. 5, elements 25 and 27, and col. 3, lines 36-45].

- 10. As to claim 9, Applicant discloses as prior art discloses a signal phase shifting circuit for use with a STROBE signal for double data rate communication, substantially as claimed. Furthermore, Applicant teaches that the phase shift generating circuit includes a DLL comprising a phase detection circuit, a charge pump, and a loop filter [FIG. 1, elements 30, 32, and 34, and page 4, lines 1-8].
- As to claim 14, Applicant discloses as prior art discloses a signal phase shifting circuit for use with a STROBE signal for double data rate communication, substantially as claimed. Furthermore, Applicant teaches that the signal phase shifting circuit is used in a data receiving circuit [page 3, lines 24-31] that further comprises a data latch coupled to receive data and the phase-shifted output from the signal phase shifting circuit [FIG. 1, element 16].
- 12. Claims 3, 5, 11, 16, 19 and 20-21 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant's admitted prior art, in view of U.S. Patent 6,067,272 to Foss, and in further view of U.S. Patent 5,878,055 to Allen.

Art Unit: 2116

13. As to claims 3, 5, 11 and 16, Foss discloses the feedback delay matching circuit uses similar elements as the clock delay path [col. 3, lines 63-67, and col. 4, line 1]. Foss teaches that the clock delay path includes a plurality of serially coupled buffer stages, or a plurality of multiplexer and buffer stages [FIG. 5, elements 25 and 27, and col. 3, lines 36-45], to compensate for delay variations [col. 4, lines 1-6]. Applicant and Foss teach all of the limitations of the claim, and suggest the combination of components within the feedback delay matching circuit, but do not specifically teach that said feedback delay matching circuit comprises the serially coupled multiplexer and buffer stages.

As to claims 19 and 20, Allen teaches a programmable delay path comprising serially coupled multiplexer and buffer stages [FIG. 4, and col. 5, lines 19-67, and col. 6, lines 1-24], and that use of such a delay path is used to reduce clock skew, including skew introduced by variations in operating conditions [col. 1, lines 59-67].

At the time that the invention was made, it would have been obvious to a person of ordinary skill in the art to employ the serially coupled multiplexer and buffer stages in a delay as taught by Allen. One of ordinary skill in the art would have been motivated to do so that the feedback signal would be correctly delayed to properly shift the STROBE signal for double data rate communications, substantially as claimed.

It would have been obvious to one of ordinary skill in the art to combine the teachings of the cited references because they are both directed to the problem of correcting for clocking errors caused by variations in operating conditions. Moreover, the delay means taught by Allen would improve the implementation of Applicant and Foss because it allowed the specifics of the feedback delay matching circuit to be described in detail.

Application/Control Number: 09/687,858 Page 7

Art Unit: 2116

14. As to claims 19 and 20, Allen teaches that a number of methodologies are available for using the serially coupled multiplexer and buffer stages to achieve the proper delay setting [FIG. 5, elements 25 and 27, and col. 3, lines 36-45], thereby obtaining the desired resolution. Within such guidelines, it would therefore be obvious to one of ordinary skill in the art to have each multiplexer and buffer stage control an equal fraction of the clock cycle. By doing so, the number of stages would be the reciprocal of the desired fraction of the clock cycle, substantially as claimed.

15. As to claim 21, Applicant discloses as prior art discloses a signal phase shifting circuit for use with a STROBE signal for double data rate communication, substantially as claimed.

Furthermore, Applicant teaches that the phase shift generating circuit includes a DLL comprising a phase detection circuit, a charge pump, and a loop filter [FIG. 1, elements 30, 32, and 34, and page 4, lines 1-8]. In addition, Foss teaches that DLL comprises a plurality of serially coupled buffer stages, or a plurality of multiplexer and buffer stages [FIG. 5, elements 25 and 27, and col. 3, lines 36-45], to compensate for delay variations [col. 4, lines 1-6].

Response to Arguments

16. Applicant's arguments filed June 14, 2004 have been fully considered but they are not persuasive.

Art Unit: 2116

17. In the remarks, applicants argued in substance that Foss does not teach or suggest that a phase shifting circuit that employs a variable delay circuit that receives a STROBE signal. But Foss teaches a phase shifting circuit that employs a variable delay circuit [col. 2, lines 43-65], and that the corrected clock is used to enable memory access [8]. As applicants admit in the arguments, the circuit of Foss is closely related to the clock signal period dividing circuit 22 as known in the prior art. Thus, it would be obvious of one of ordinary skill in the art to replace the clock signal period dividing circuit 22 known in the admitted prior art with the teachings of Foss because doing so would allow the system of the prior art to compensate for delay variations [col. 4, lines 1-6]. Because the admitted prior art teaches the phase shifting of a STROBE signal, and Foss teaches a signal phase shifting circuit that also employs a variable delay circuit, Foss, in conjunction with the admitted prior art, teach all of the limitations of the applicant's invention, substantially as claimed.

Conclusion

18. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Eric Chang whose telephone number is (703) 305-4612. The examiner can normally be reached on M-F 9:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne Browne can be reached on (703) 308-1159. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Art Unit: 2116

Page 9

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

August 30, 2004 ec

LYNNE H. BROWNE
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 3600 2/00